

CLAIMS

What is claimed is:

- Sub
b1
1. A method of operating a content addressable memory (CAM) device, comprising:
- receiving an input data having a plurality of bit groups, wherein a first bit group has a first position in the input data relative to other bit groups;
- translating, in response to first translation information, the first bit group from the first position to a different position in a comparand; and
- comparing the comparand with data stored in a CAM array.
2. The method of claim 1, further comprising decoding the first translation information.
3. The method of claim 2, further comprising programming the CAM device with the first translation information.
4. The method of claim 2, wherein the translating comprises establishing switch connections between the first position of the input data and the position of the comparand.
5. The method of claim 1, wherein the input data has a second bit group having a second position in the input data relative to other bit groups and wherein the method further comprises:
- translating the second bit group from the second position to a second position of the comparand in response to second translation information.
6. The method of claim 5, further comprising concurrently translating the first and second bit groups into the comparand.
- Sub
b2

FOOTNOTES - 103101

1000158-103101

32

7. The method of claim 5, further comprising sequentially translating the first and second bit groups into the comparand.
8. The method of claim 7, further comprising selecting the first translation information in a first cycle and the second translation information in a second cycle.
9. The method of claim 1, further comprising receiving the input data of a first width on an input bus of a second width, the first width being larger than the second width.
10. The method of claim 9, wherein the comparand has a third width being no greater than the second width of the input bus.
11. The method of claim 3, wherein the first translation information determines the position of the comparand register that the first bit group is translated to.
12. The method of claim 3, wherein the first translation information determines which bit group of the plurality of bit groups is to be the first bit group translated to the different position in the comparand.
13. The method of claim 1, wherein receiving comprises receiving the input data from a processor.
14. An apparatus, comprising:
 - a content addressable memory (CAM) array to receive a comparand; and
 - a translation circuitry having at least one first input, at least one second input, and at least one output, wherein the first input is configured to receive an input data having a plurality of bit groups, wherein a first bit group has a first

Sub
P3

position in the input data relative to other bit groups, wherein the second input is configured to receive translation information indicative of translation of the first bit group from the first position to a different position in a comparand, the output coupled to the CAM array to transmit the comparand to the CAM array.

15. The apparatus of claim 14, further comprising a comparand storage element coupled between the CAM array and the translation circuitry to store the comparand.

16. The apparatus of claim 14, wherein the translation circuitry comprises a switch circuit.

17. The apparatus of claim 6, wherein the switch circuit comprises at least one multiplexer.

18. The apparatus of claim 16, wherein the switch circuit comprises at least one demultiplexer.

19. The apparatus of claim 16, wherein the switch circuit comprises a cross-bar switch.

20. The apparatus of claim 14, wherein the translation circuitry further comprises:

a storage element to store the translation information; and

a decode circuitry coupled to the storage element to decode the translation information and to establish a switch circuit connection between the first position and the position in the comparand.

TOTAL "BEST" 1000158-103101

Sub
61

Sub
64

Sub
b3

21. The apparatus of claim 20, further comprising an input bus coupled to the first input of the translation circuit and wherein the switch circuit comprises a plurality of multiplexers each coupled to the input bus.

22. The apparatus of claim 21, wherein the input data has a first width and the input bus has a second width less than the first width of the input data.

23. The apparatus of claim 22, wherein the comparand has a third width being no larger than the second width of the input bus.

24. The apparatus of claim 14, wherein the apparatus further comprises:
a plurality of storage elements, each of the plurality of storage elements to store a portion of the translation information;
selection circuitry coupled to the plurality of storage elements to select from among the plurality of storage elements; and
a decode circuitry coupled to the plurality of selection circuitry to decode the portion of the translation information and to establish a switch circuit connection between the first position and the position in the comparand.

25. The apparatus of claim 24, wherein each of the plurality of storage elements to store a portion of the translation information for one cycles of a plurality of cycles, and the selection circuitry to select from among the plurality of storage elements based on a particular cycle of the plurality of cycles.

26. The apparatus of claim 25, further comprising a comparand register coupled between the CAM array and the translation circuitry to store the comparand.

27. The apparatus of claim 26, further comprising a processor coupled to the first input of the translation circuitry to transmit the input data.

28. The apparatus of claim 14, further comprising a processor coupled to the first input of the translation circuitry to transmit the input data.

29. An apparatus, comprising:

a content addressable memory (CAM) array having a plurality of CAM blocks each configured to receive a comparand ; and

a plurality of translation circuitry, each of the plurality of translation circuitry coupled to a corresponding one of the plurality of CAM blocks, each translation circuitry having at least one first input, at least one second input, and at least one output, wherein the first input is configured to receive an input data having a plurality of bit groups, wherein a first bit group has a first position in the input data relative to other bit groups, wherein the second input is configured to receive translation information indicative of translation of the first bit group from the first position to a different position in the comparand receive by a respective CAM block, the output coupled to transmit the comparand to the CAM block.

30. The apparatus of claim 29, wherein each of the plurality of translation circuitry are configured to concurrently transmit the respective comparand to the respective CAM block.

31. The apparatus of claim 29, wherein each of the plurality of translation circuitry are configured to translate the plurality of bit groups over multiple operation cycles.

32. The apparatus of claim 29, further comprising a plurality of comparand registers, each one of the plurality of comparand registers coupled between a respective one of translation circuitry and a respective one of the CAM blocks to store a respective comparand.

33. The apparatus of claim 29, wherein each of the translation circuitry comprises a switch circuit.

34. The apparatus of claim 33, wherein the switch circuit of at least one of the translation circuitry comprises at least one multiplexer.

35. The apparatus of claim 33, wherein the switch circuit of at least one of the translation circuitry circuits comprises at least one demultiplexer.

36. The apparatus of claim 33, wherein the switch circuit of at least one of the translation circuitry comprises a cross-bar switch.

37. The apparatus of claim 29, wherein each of the translation circuitry further comprises:

a storage element to store the translation information; and
a decode circuitry coupled to the storage element to decode the translation information and to establish a switch circuit connection between the first position and the position in the comparand.

38. The apparatus of claim 36, wherein two or more of the translation circuitry are configured to concurrently establish the switch circuit connection.

39. A content addressable memory (CAM) device, comprising:
a CAM array to receive a comparand;

a switch circuit having an input and an output, the input configured to receive input data having a plurality of bit groups, wherein a first bit group has a first position in the input data relative to other bit groups, the output coupled to the CAM array to transmit the comparand to the CAM array; and

a storage element to store a translation information indicative of a translation of the first bit group from the first position to a different position in the comparand.

40. The CAM device of claim 39, further comprising:

a decode circuitry coupled to the storage element to decode the translation information and to establish a switch circuit connection in the switch circuit between the first position and the position in the comparand.

41. The CAM device of claim 40, further comprising:

a plurality of additional storage elements, the storage element and each of the plurality of additional storage elements to store a portion of the translation information for one cycle of a plurality of cycles; and

selection circuitry coupled to the storage element and the plurality of additional storage elements to select from among the storage element and the plurality of additional storage elements based on a particular cycle of the plurality of cycles for transmission to the decode circuitry.

42. The CAM device of claim 41, further comprising a comparand register coupled between the CAM array and the switch to store the comparand.

43. An apparatus comprising:

a content addressable memory (CAM) array; and

means for translating, in response to translation information, a bit group from a position of an input data having a plurality of bit groups to a different position in a comparand.

44. The apparatus of claim 43 wherein the means for translating comprises: means for storing the translation information; and means for decoding the translation information.

45. The apparatus of claim 44 wherein the translating comprises means for selectively the translation information from a plurality of translation information.

46. An article comprising a machine readable medium that stores data representing an integrated circuit, comprising:

a content addressable memory (CAM) array to receive a comparand; and
a translation circuitry having at least one first input, at least one second input, and at least one output, wherein the first input is configured to receive an input data having a plurality of bit groups, wherein a first bit group has a first position in the input data relative to other bit groups, wherein the second input is configured to receive translation information indicative of translation of the first bit group from the first position to a different position in a comparand, the output coupled to the CAM array to transmit the comparand to the CAM array.

47. The article of claim 46, wherein the translation circuitry comprises a switch circuit.

48. The apparatus of claim 46, wherein the translation circuitry further comprises:


a storage element to store the translation information; and

Sub
b8

FOOTNOTES

Sub
a2

a decode circuitry coupled to the storage element to decode the translation information and to establish a switch circuit connection between the first position and the position in the comparand.



10000158-103101